

CIRCUIT AND METHOD FOR SUPPORTING MISALIGNED ACCESSES  
IN THE PRESENCE OF SPECULATIVE LOAD INSTRUCTIONS

## CROSS-REFERENCE TO RELATED APPLICATIONS

The present invention is related to those disclosed in the  
5 following United States Patent Applications:

- 1) Serial No. <sup>09/751,372</sup> ~~^ [Docket No. 00-BN-051]~~, filed concurrently  
herewith, entitled "SYSTEM AND METHOD FOR EXECUTING VARIABLE  
LATENCY LOAD OPERATIONS IN A DATA PROCESSOR";
- 2) Serial No. <sup>09/751,331</sup> ~~^ [Docket No. 00-BN-052]~~, filed concurrently  
herewith, entitled "PROCESSOR PIPELINE STALL APPARATUS AND  
METHOD OF OPERATION";
- 3) Serial No. <sup>09/751,371, now US Patent 6,691,210</sup> ~~^ [Docket No. 00-BN-053]~~, filed concurrently  
herewith, entitled "CIRCUIT AND METHOD FOR HARDWARE-ASSISTED  
SOFTWARE FLUSHING OF DATA AND INSTRUCTION CACHES";
- 15 4) Serial No. <sup>09/751,377</sup> ~~^ [Docket No. 00-BN-055]~~, filed concurrently  
herewith, entitled "BYPASS CIRCUITRY FOR USE IN A PIPELINED  
PROCESSOR";
- 5) Serial No. <sup>09/751,410</sup> ~~^ [Docket No. 00-BN-056]~~, filed concurrently  
herewith, entitled "SYSTEM AND METHOD FOR EXECUTING  
20 CONDITIONAL BRANCH INSTRUCTIONS IN A DATA PROCESSOR";
- 6) Serial No. <sup>09/751,408</sup> ~~^ [Docket No. 00-BN-057]~~, filed concurrently

herewith, entitled "SYSTEM AND METHOD FOR ENCODING CONSTANT  
OPERANDS IN A WIDE ISSUE PROCESSOR";

- 7) Serial No. <sup>09/751,330</sup> ~~{Docket No. 00-BN-058}~~, filed concurrently  
herewith, entitled "SYSTEM AND METHOD FOR SUPPORTING PRECISE  
EXCEPTIONS IN A DATA PROCESSOR HAVING A CLUSTERED  
ARCHITECTURE";

- 8) Serial No. <sup>09/751,674</sup> ~~{Docket No. 00-BN-059}~~, filed concurrently  
herewith, entitled "CIRCUIT AND METHOD FOR INSTRUCTION

COMPRESSION AND DISPERSAL IN WIDE-ISSUE PROCESSORS";

- 9) Serial No. <sup>09/751,678</sup> ~~{Docket No. 00-BN-066}~~, filed concurrently  
herewith, entitled "SYSTEM AND METHOD FOR REDUCING POWER  
CONSUMPTION IN A DATA PROCESSOR HAVING A CLUSTERED  
ARCHITECTURE"; and

- 10) Serial No. <sup>09/751,679</sup> ~~{Docket No. 00-BN-067}~~, filed concurrently  
herewith, entitled "INSTRUCTION FETCH APPARATUS FOR WIDE ISSUE  
PROCESSORS AND METHOD OF OPERATION".

The above applications are commonly assigned to the assignee  
of the present invention. The disclosures of these related patent  
applications are hereby incorporated by reference for all purposes  
as if fully set forth herein.

RUE  
7/13/2004